An improved Recycling Nested Miller Compensation Amplifier with High Gain-Bandwidth

Po-Yu Kuo Member IEEE, Gang-Jhih Fan

Abstract— During the past decades, multi-stage amplifiers have been studied and designed to achieve better performance. According to contemporary circuit topologies, the traditional multi-stage amplifier can only achieve low gain-bandwidth (< 5 MHz) and a low slew rate (< 10 V/µs). In this paper, an improved recycling nested Miller compensation (IRNMC) amplifier is presented. By applying recycling folded cascode topology as the first stage amplifier, the proposed IRNMC amplifier improved the performance of gain-bandwidth and slew rate over that of the current multi-stage amplifiers. The proposed IRNMC amplifier is implemented in the TSMC 0.18-µm CMOS process, and is simulated using a 1.8 V power supply with a load capacitor of 100 pF. Simulation results show that the proposed IRNMC amplifier achieved a 137dB DC gain, a 15 MHz gain-bandwidth, a 62° phase margin and a 14.6 V/µs slew rate.

Index Terms— Multi-stage amplifiers, recycling folded cascode topology, improved recycling nested Miller compensation (IRNMC), gain-bandwidth, slew rate.

I. INTRODUCTION

Modern analogy amplifier circuit design and applications have indicated an increased demand on low-voltage, high-gain, high bandwidth capabilities. To achieve these goals, multi-stage amplifiers have been studied and designed to achieve better performance [1-9]. According to the proposed circuit topologies, the multi-stage amplifiers can only achieve a low gain-bandwidth (GBW) (< 5 MHz) and low slew rate (< 10 V/ μ s). Moreover, with the reduced size of devices, in particular the deep submicron technology process, low supply voltage requires the further reduction of the voltage gain and output swing. Thus, it is necessary to add more stages in the multi-stage amplifier design to solve this issue.

Recently, a recycling folded cascode (RFC) amplifier has been proposed to enhance the performance of traditional folded cascode (FC) amplifiers [10, 11]. The RFC amplifier can achieve a high gain and reasonably large signal swing with low voltage CMOS processes. Hence, the RFC amplifier has been employed in many applications [12].

In this paper, an improved recycling nested Miller compensation (IRNMC) amplifier has been proposed to improve the performance of the GBW and slew rate over that of current multi-stage amplifiers. The IRNMC amplifier modified the RFC amplifier by applying the nested Miller compensation (NMC) technique. To reduce complexity, the



Fig. 1. The conventional nested Miller compensation (NMC) amplifier.

proposed amplifier applied a simple NMC technique to improve its general performance. Moreover, adding to the number of gain stages will increase the circuit's complexity. Thus, to maintain a good compromise of voltage gain and stability, frequency compensation techniques for multi-stage amplifier designs are adequate for practical purposes.

II. PROPOSED IRNMC AMPLIFIER

A conventional nested Miller compensation (NMC) amplifier is shown in Fig. 1. The first stage is implemented using an FC amplifier with transistors M0~M8. The transistors M3 and M4 conduct the most current; thus, they have the largest transconductance. However, the function of these transistors is limited to providing a folding node for the small signal current generated by the input drivers M1 and M2 [10]. Transistors M9~M12 realize the second gain stage. The third gain stage is the output stage with the capacitor load, and is formed by M13 and M14.

To improve on the inefficiency of conventional NMC amplifiers, an improved recycling nested Miller compensation (IRNMC) amplifier is presented in Fig. 2. In the proposed amplifier, the first stage is realized based on an RFC amplifier. The input drivers M1 and M2 (Fig. 1), are split in half to produce transistors M1, M2, M3 and M4 (Fig. 2). Next, M3 and M4 (Fig. 1) are split to form the current mirrors M7:M8 and M10:M9 with a ratio of K:1 (Fig. 2). The



Fig. 2. Improved recycling nested Miller compensation (IRNMC) amplifier.

Po-Yu Kuo, Department of Electronic Engineering, National Yunlin University of Science and Technology, Douliou, Taiwan, The correspondence author.

Gang-Jhih Fan, Department of Electronic Engineering, National Yunlin University of Science and Technology, Douliou, Taiwan



Fig. 3. Signal representation model of IRNMC amplifier.

structure of the cross-over connections from these current mirrors ensures that the currents added at the sources of M11 and M12 are in phase. To improve the matching, the size of transistors M5 and M6 are tuned to be similar to the size of M11 and M12 so that their addition helps to equally maintain the drain potentials of M7:M8 and M10:M9.

The signal representation model with the equivalent circuit of the IRNMC amplifier is shown in Fig. 3. In the figure, g_{m1} - g_{m3} , R_1 - R_3 , C_1 - C_3 and C_L are the transconductance, output resistance, parasitic capacitance, and load capacitor, respectively. To achieve simplicity and performance at the same time, the NMC compensation technique is applied in the proposed IRNMC amplifier. The NMC compensation technique is achieved by using the Miller capacitors, C_{m1} and C_{m2}. Although many techniques have been applied in multi-stage amplifiers to achieve better performance, these compensation techniques also increased the circuit complexity [1, 2, 3, 4, 5, 6, 7, 8, 9]. Among all proposed topologies, NMC is a simple technique to stabilize multi-stage amplifiers and it can achieve general improvement for operational amplifier design [3]. Thus, to achieve simplicity and performance at the same time, NMC compensation technique is applied in the proposed amplifier.

The three-stage IRNMC amplifier can ensure a high dc gain since it is implemented by a first-stage RFC amplifier. In Fig. 3, the transconductance of the first stage amplifier, g_{m1} , and the output resistance, R_1 , is represented by (1) and (2) [10].

$$g_{m1} = g_{m1a}(1+K)$$
 (1)

$$R_{1} \cong g_{m6} r_{ds6} (r_{ds2a} \parallel r_{ds4a}) \parallel g_{m8} r_{ds8} r_{ds10} \quad (2)$$

Therefore, enhancing the proposed amplifier leads to larger non-dominant poles and phase margin degeneration. From the small-signal analysis, the expression of the loop transfer function (3) is given by:

$$A_{V(\text{IRNMC})} = \frac{g_{m1}g_{m2}g_{m3}R_1R_2R_3}{\left(1 + \frac{s}{\left(C_{m1}g_{m2}g_{m3}R_1R_2R_3\right) - 1}\right)\left(1 + s\frac{C_{m2}}{g_{m2}} + s^2\frac{C_LC_{m2}}{g_{m2}g_{m3}}\right)}$$
(3)

The amplifier with the unity-gain feedback architecture has a third-order Butterworth frequency response [3]. The dimension of compensation capacitors can be approximated as

$$\mathbf{C}_{m1} = 4 \left(\frac{g_{m1}}{g_{m3}} \right) \mathbf{C}_L \tag{4}$$

$$\mathbf{C}_{m2} = 2 \left(\frac{g_{m2}}{g_{m3}} \right) \mathbf{C}_L \tag{5}$$

From (4) and (5), by decreasing the value of g_{m3} , the C_{m1} and C_{m2} can be decreased. The GBW is derived as

$$GBW = \frac{g_{m1}}{C_{m1}} \tag{6}$$

From (6), by decreasing the C_{m1} , the GBW can also be enhanced. From the above discussions, we find that the first stage of the proposed RFC amplifier delivers appreciably enhanced performance over that of the traditional FC amplifier. Therefore, the proposed IRNMC amplifier can achieve better performance in relation to dc gain, GBW and slew rate.

III. SIMULATION RESULTS

The presented IRNMC amplifier is designed and simulated in a TSMC 0.18µm 1P6M CMOS process, and simulated with a 1.8 V power supply, 100 pF capacitor load and compensation capacitors (C_{m1}=5pF, C_{m2}=0.12pF). In order to investigate the feasibility of the proposed IRNMC amplifier, the simulated frequency response of the proposed amplifier is compared to that of a conventional NMC amplifier. Fig. 4 shows the open loop AC response of the IRNMC amplifier. The dc gains of the NMC and IRNMC amplifiers were 66 dB and 137 dB, respectively. The NMC amplifier has a GBW of 4.19 MHz with a phase margin of 57°. The GBW of the IRNMC amplifier is 15.05 MHz, with a phase margin of 62°. The GBW and slew rate of the proposed amplifier increased due to the enhancement of gm1. The simulation results of the study show that the proposed amplifier significantly improved the performance of the GBW and slew rate over that of the NMC amplifier

For slew rate measurements, the NMC and IRNMC amplifiers are simulated when both amplifiers are loaded with a 100pF//1k Ω load. The simulated transient responses to the 500mVpp step input are shown in Fig. 5. As seen, the IRNMC amplifier clearly improved the slew rate of the NMC amplifier. The average slew rates of the IRNMC and NMC were 14.6 V/µs and 7.16 V/µs, respectively. The performance comparisons of IRNMC amplifiers and reported multi-stage amplifiers are summarized in Table I. It can be observed that the IRNMC achieved a 259% improvement in GBW compared to the NMC. For the average slew rate, the IRNMC achieved a 104% improvement compared to the NMC.

Moreover, the reported multi-stage amplifiers achieved a low slew rate ($< 5 \text{ V/}\mu s$) and low GBW (< 5 MHz). However,



Fig. 4. Simulated open loop AC responses of IRNMC and NMC amplifiers.

International Journal of Engineering and Technical Research (IJETR) ISSN: 2321-0869 (O) 2454-4698 (P) Volume-8, Issue-4, April 2018



Fig. 5. Transient responses of amplifiers with a $100 \text{pF}//1 \text{k}\Omega$ load.

Table 1.	Performance sum	nmary of different multi-stage		
amplifiers				

Parameter	This work (IRNMC)	This work (NMC)	[7]	[8]	[9]
Technology (µm)	0.18	0.6	0.35	0.065	0.18
$C_L(pF)$	100	100	500	500	250
DC Gain (dB)	137	66	>100	>100	>100
Phase margin (deg)	62	57	70	52	73
GBW (MHz)	15.05	4.19	4	2	4.4
Slew Rate (V/µs)	14.6	7.16	2.23	0.65	1.8

the proposed IRNMC amplifier can achieve a 14.6 V/ μ s slew rate and 15 MHz GBW. Obviously, the IRNMC amplifier significantly improved the performance of the average slew rate and GBW over that of other reported multi-stage amplifiers with compensation topologies.

IV. CONCLUSION

An improved recycling nested Miller compensation (IRNMC) amplifier was proposed herein to improve the general performance of reported multistage amplifiers via a compensation technique. By modifying the RFC amplifier using the nested Miller compensation (NMC) technique, the proposed amplifier significantly enhanced the performance of the DC gain, gain-bandwidth and slew rate over the NMC amplifier. The simulation results show that the gain-bandwidth and slew rate were enhanced by 259% and 104% over that of the NMC amplifier.

ACKNOWLEDGMENT

The authors are grateful for the support received from the Ministry of Science and Technology, Taiwan, under Grant: MOST 106-2221-E-224-052 and the technical support from the National Chip Implementation Center (CIC), Taiwan, R.O.C.

REFERENCES

 R. G. H. Eschauzier, L. P. T. Kerklaan, and J. H. Huijsing, "A 100-MHz 100-dB operational amplifier with multipath nested Miller compensation structure," *IEEE J. Solid-State Circuits*, vol. 27, no. 12, pp. 1709–1717, Dec. 1992.

- [2] R. G. H. Eschauzier and L. P. T. Kerklaan, "Frequency compensation techniques for low-power operational amplifiers," MA: Kluwer, Boston, USA, 1995.
- [3] K. N. Leung and P. K. T. Mok, "Analysis of multistage amplifier-frequency compensation," *IEEE Trans. Circuits Syst. I, Fundamental Theory applications*, vol. 48, no. 9, pp. 1041–1056, Sep. 2001.
- [4] H. Lee and P. K. T. Mok, "Active-feedback frequency-compensation technique for low-power multistage amplifiers," *IEEE J. Solid-State Circuits*, vol.38, no. 3, pp. 511–520, Mar. 2003.
- [5] H. Lee, K. N. Leung, and P. K. T. Mok, "A dual-path bandwidth extension amplifier topology with dual-loop parallel compensation," *IEEE J. Solid-State Circuits*, vol. 38, no. 10, pp. 1739–1744, Oct. 2003.
- [6] X. Peng and W. Sansen, "Transconductance with capacitances feedback compensation for multistage amplifiers," *IEEE J. Solid-State Circuits*, vol. 40, no. 7, pp. 1514–1520, Jul. 2005.
- [7] S. Guo and H. Lee, "Dual active-capacitive-feedback compensation for low-power large-capacitive-load three-stage amplifiers," *IEEE J. Solid-State Circuits*, vol. 48, no. 9, pp. 452–464, Feb. 2011.
- [8] S. S. Chong and P. K. Chan, "Cross feedforward cascode compensation for low-Power three-stage amplifier with large capacitive load," *IEEE J. Solid-State Circuits*, vol. 47, no. 9, pp.2227–2234, Sep. 2012.
- [9] L. Zhang, Z. Chang, Y. Wang, and Z. Yu "Current-reuse single Miller feedforward compensation for multi-stage amplifiers," *Electron. Lett.*, vol. 49, no. 2, pp.94–96, Jan. 2013.
- [10] R. S. Assaad and J. Silva-Martinez, "The recycling folded cascode: a general enhancement of the folded cascode amplifier," *IEEE J. Solid-State Circuits*, vol. 44, no. 9, pp.2535–2542, Sep. 2009.
- [11] Y. L. Li, K. F. Han, X. Tan, N. Yan, and H. Min, "Transconductance enhancement method for operational transconductance amplifiers," *Electron. Lett.*, vol. 46, no. 19, pp.1321–1323, Sep. 2010.
- [12] M. Akbari, "Single-stage fully recycling folded cascode OTA for switched-capacitor circuits," *Electron. Lett.*, vol. 51, no. 13, pp.977–979, Jun. 2015.



Po-Yu Kuo received his Ph.D. degree in Electrical Engineering from the University of Texas at Dallas in 2011. He is currently served as an assistant professor in the Department of Electronic Engineering in National Yunlin University of Science & Technology (NYUST), Douliou, Taiwan, R.O.C. His research interests include the robust performance analysis of analog circuit under process variations, and analytical modeling of analog circuits.



Gang-Jhih Fan was born in 1991, Nantou County, Taiwan. He received his master degree from the Department of Electronic Engineering, National Yunlin University of Science & Technology, Taiwan, R.O.C. His research interests include multistage amplifier design and power integrity analysis