# Computation of Correlation and Cumulant 4 under FPGA Architecture

# Lamyae Maatougui, Laila Sakkila, Rahmad Sadli, Atika Rivenq

Abstract— Higher Order Statistics are used in digital signal processing as a powerful analytical tool for the analysis of signals and systems. These statistics are very useful in problems where either non-Gaussianity or non-minimum phase. The computation of the fourth-order cross moments from incoming time-series data is an intensive process and requires parallel processing techniques and fast computing systems in order to follow the requirements of real-time processing. This paper presents an FPGA based design for high-speed computation of fourth-order cross moments. The proposed design is coded in VHDL and functionally verified by implementing it on Xilinx Virtex-5 FPGA. Simulations results are presented. The proposed design operates at a maximum frequency of 375 MHz.

*Index Terms*— HOS, Cumulant 4, Correlation, parallel design, high speed computation, FPGA

# I. INTRODUCTION

In the digital signal processing field, higher order statistics (HOS), especially the third and fourth order cumulants are commonly used. They have a wide applicability in many fields such as sonar, radar, seismic data processing, adaptive filtering, blind equalization, array processing, data communication, time-delay estimation, speech and image processing, texture analysis, pattern recognition, motion estimation and biomedical signal processing [Nikais 93][Manolakos 91]. In this paper, the exploitation of these orders for communication systems is presented.

In practice, Cumulants until order four are mostly used. However, for higher performance, the exploitation of a high-level hardware description language is the best solution. It is possible to use VHSIC Hardware Description Language (VHDL), Application Specific Integrated Circuit (ASIC) or Field Programmable Gate Array (FPGA).

FPGA is a revolutionary device that combines a flexibility of both hardware and software. FPGAs are very useful for operations that process large data streams, such as digital signal processing and networking. In comparison with the microprocessor-based designs, FPGA can be faster hundreds of times than microprocessor-based designs because it implements parallel spatial computations and simultaneously computing millions of operations in resources distributed across a silicon chip. The other benefit of FPGA is can be programmed and reprogrammed several times. In this paper, we present FPGA based design for the high speed computation of fourth-order cross moments. Two designs are proposed; the first bases on an already completed correlation design, the second based on matrix multiplication algorithm [Alshebeili 01]. A comparison between the proposed design has been performed and the more efficient of them was been implemented. For both of designs, the computation of fourth-order crosses moments exploits intrinsic parallelism at technology FPGA.

The remainder of the paper is organized as follows. A brief introduction to HOS and the simulation result in Matlab for the cumulant 4 are discussed in section 2.Two designs for the computation of fourth-order cross moments are described in section 3 and the architectural details for them have been discussed. FPGA implementation results for correlation are summarized in section 4. Finally, conclusion and prospects are given in section 5.

### II. HIGHER ORDER STATISTICS

HOS is a technique for interpreting and analyzing the characteristics of a random process. HOS consists of higher-order moment spectra, which are defined for deterministic signals and Cumulant spectra, which are defined for random process.

Contrary to second-order statistic, the HOS are well used due to their ability to maintain phase information and their robustness to additive Gaussian noise. HOS are multidimensional functions, then; the calculation complexity of HOS far exceeds that of conventional second-order statistics [Sakkila 09].

The characteristics of HOS are: suppression of Gaussian noise, reconstruction of the phase as well as magnitude response of signals and detection of the nonlinearities in the data [Sakkila 09].

An approach based on matrix multiplication for the computation of higher order cross moments was proposed in [Manzoor 07]. A series of matrix multiplication operations was formulates to compute the cross moments. A novel conception based on an approach of correlation is proposed.

#### A. Fourth order Cumulant

The fourth-order cross moment  $m_4$  of a stationary random process x(n) with samples  $x_0(n), x_1(n), x_2(n)$  and  $x_3(n)$  is defined as [Nikais 93]:

$$C_4(\tau_1, \tau_2, \tau_3) = E\{x_0(n)x_1(n+\tau_1)x_2(n+\tau_2)x_3(n+\tau_3)\}$$
(1)

where,  $E\{\cdot\}$  denotes statistical expectation and for deterministic signal, it is replaced by a time summation over

Lamyae Maatougui, IEMN-DOAE laboratory, UVHC Valenciennes, France

Laila Sakkila, IEMN-DOAE laboratory, UVHC Valenciennes, France Rahmad Sadli, IEMN-DOAE laboratory, UVHC Valenciennes, France Atika Rivenq, IEMN-DOAE laboratory, UVHC Valenciennes, France

all time samples (for energy signals) or time averaging (for power signals). Under the assumption that x(n) is of zero mean, the fourth-order moment is calculated from the given data as:

$$C_4(\tau_1, \tau_2, \tau_3) = \frac{1}{N} \sum_{n=0}^{N-1} x_0(n) x_1(n+\tau_1) x_2(n+\tau_2) x_3(n+\tau_3)$$
(2)

where, N is the length of each data record,  $l_1 = \max \{0, -\tau_1, -\tau_2, -\tau_3\}$ , and  $l_2 = \min \{N-1, N-\tau_1-1, N-\tau_2-1, N-\tau_3-1\}$ 

After several tests, the better combination for the proposed system is the product between "Signal, Reference, Signal, and Reference", by varying the two last signal and Reference.



Fig. 1: Cumulant vs. Correlation

The result is given in figure 1. The noise has been clearly eliminated and the peak is thinner. Therefore, the use of Cumulant 4 in the field of radars is very useful to ensure good detection and for communication system it can be used to extract the useful signal.

#### **III. PROPOSED DESIGNS**

#### A. Design of correlator

On every FPGA clock, 16 bytes (16 samples) of data are captured in parallel. These samples need first to be pipelined since they have to operate at the same clock speed as the incoming data. The results of the decoder then are passed back via a FIFO to the host application and can be read as valid received data. In this case, it is not possible to perform the series correlator; whilst the data is coming in parallel it will lose 15 bytes of data. So, a parallel correlator is required. The block diagram of implementation of the parallel correlator is shown in figure 2.







Fig. 3: Correlation design

The parallel correlator requires 16 sub-correlator. Every sub correlator contains multiplier and adder. The multiplier is needed to multiply the data input with the reference data, and adder is to sum the results of the multiplier. The basic principle of sub-correlator is shown in figure 3.

#### B. First design of Cumulant 4



Fig. 4: Cumulant 4 design

Based on the parallel corelator, to accomplish the computation of the Cumulant 4, every sub block contains three multipliers. The first multiplier is needed to multiply the

data input with the shifted reference data, the second is required to multiply the shifted data input with the shifted reference data. The third is needed to multiply the results of the two first multipliers. An adder is necessary to sum the results of the third multiplier. The basic principle of this design is given in figure 4.

#### C. Second design of Cumulant 4

Let  $M_i$  be a square matrix whose elements are samples of fourth-order cross moments defined in (3).

$$M_i = XY_iZ \tag{3}$$

$$X = \begin{bmatrix} 0 & 0 & \dots & 0 & x_{i}(0) & \dots & x_{i}(N-q-1) \\ 0 & \dots & \dots & x_{i}(0) & x_{i}(1) & \dots & x_{i}(N-q) \\ \vdots & \vdots & \vdots & \vdots & \vdots & \vdots & \vdots \\ 0 & x_{i}(0) & \dots & \dots & \dots & \dots & x_{i}(N-2) \\ x_{i}(0) & x_{i}(1) & \dots & \dots & \dots & \dots & x_{i}(N-1) \\ x_{i}(1) & x_{i}(2) & \dots & \dots & \dots & \dots & 0 \\ \vdots & \vdots & \vdots & \vdots & \vdots & \vdots & \vdots \\ x_{i}(q) & x_{i}(q+1) & \dots & x_{i}(2q-1) & x_{i}(2q) & \dots & 0 \end{bmatrix}_{(4)}$$

Where, X is a  $(2q + 1) \times N$  rectangular matrix which is given by (4). Y<sub>i</sub> is an  $(2q + 1) \times (2q + 1)$  diagonal square matrix whose elements are given in (5). Z is an N x (2q + 1)rectangular matrix which is given by (6). Then, the computation of the cumulant 4 is equivalent to the computation of (2q + 1) different matrices whose elements are obtained by multiplying three matrices as given in (3).



Obtaining the fourth-order cross moments consist of computing the entries for matrix  $M_i$  for different values of i. These entries can be calculated by executing the matrix multiplication  $XY_iZ$ . The block diagram for the computation of fourth-order cross moments is shown in figure 5.



Fig. 5: Block diagram of computation of cumulant 4

The block diagram based on multiple multipliers MUL1 and MUL2. The first performs the multiplication of X by  $Y_i$  and feeds the results to array MUL2. The second array MUL2 multiplies  $XY_i$  by Z. The 2D systolic array architecture is used as shown in Figures 6 and 7 for the matrix multiplication.

The systolic array is characterized by: simple and regular design, concurrent design and nearest neighbor communication [Manzoor 91]. FPGAs inherently possess the same regular structure, so they can be used efficiently to implement the proposed design.

Multiplying the matrix X by the diagonal square matrix  $Y_i$  is equivalent to multiplying the first diagonal element by the entries of first row of X, the second diagonal element by the entries of the second row of X and so on.







Fig. 7: 2D systolic Architecture of MUL2

The systolic architectures for array MUL1 and MUL2 are showed in figures 2 and 3 respectively. It consists of sixteen identical Processing Elements (PEs). Each processing element contains Multiply Accumulate (MAC) unit and each MAC unit consists of a multiplier, adder, and a storage register.

During each clock period, the function of each PE in MUL1 array is to multiply the diagonal element of  $Y_i$  [ $Y_{11}$ ,  $Y_{22}$ ,  $Y_{33}$   $Y_{44}$ ] by one element of matrix X.

First column of the product  $XY_i$  is produced by the first PE first as mentioned in the figure 6; second row generates the second column and so on.

The MUL2 used the output of MUL1 that stored in an output buffer. Similarly, the final multiplication of (XYi) with Z is performed by MUL 2.

As discussed for array MUL1, Z uses the same technique as the first array. The samples fourth-order cross moments are represent by the elements of matrix  $M_i$ . For N = 4, Mi is represented in matrix form as (7).

$$\boldsymbol{M}_{i} = \begin{bmatrix} \boldsymbol{m}_{11} & \boldsymbol{m}_{12} & \boldsymbol{m}_{13} & \boldsymbol{m}_{14} \\ \boldsymbol{m}_{21} & \boldsymbol{m}_{22} & \boldsymbol{m}_{23} & \boldsymbol{m}_{24} \\ \boldsymbol{m}_{31} & \boldsymbol{m}_{32} & \boldsymbol{m}_{33} & \boldsymbol{m}_{34} \\ \boldsymbol{m}_{41} & \boldsymbol{m}_{42} & \boldsymbol{m}_{43} & \boldsymbol{m}_{44} \end{bmatrix}$$
(7)

The total number of PEs required for the computation of fourth-order cross moments is given by (8)

$$P = N^2 + N^2 = 2N^2$$
 (8)

#### IV. SIMULATION RESULTS

The proposed design was coded in VHDL and realized in Xilinx Virtex-5 FPGA and the ADC S4/3G that has sampling speed rate up to 3 GSPS.

In order to simulate the developed system in Xilinx ISE, it is needed to generate a data stimulus which is role as the incoming data. The easier way of generating of this data is by using the Matlab. Figure 8 shows an example of the data stimulus generated by Matlab.

ISE Project Navigator (P.68d) - d:\Implication	aatougui\Bureau\Janvier Decembre 2016\FPGA\FPGA OK\Juste Correlateur\CorrelationOK_02\Correlatio	
File Edit View Project Source	Process Tools Window Layout Help	_ 8 ×
<b>] ≱ ⊟ ₽</b>   & <b>`` A `` A ` ` X</b>   <b>`</b>	a » プクタタク 🖉 🔨 🖻 🗆 🗗 🖉 🖋 🕨 🛛 🖓	
Design ↔ □ 문 ×	₫ 172 d15 <= "01111111":	
📑 View 🖱 🕸 Implementat 🕥 🎆 Simula	173 wait for 10 ns;	
Behavioral	d0 <= "01111111";	
E Hierarchy	d1 <= "01111111";	
	d2 <= "01111111";	
Correlation16	177 d3 <= "01111111";	
a xc5vix20t-2ff323	178 d4 <= "01111111";	
e test_corr - behavior (te	▲ 179 d5 <= "01111111";	
🖼 uut - Correlation - /	180 d6 <= "01111111";	
Inst_Substractor	74 181 d7 <= "01111111";	
Inst_Sub0 - Si	182 d8 <= "11111111";	
inst_Sub1 - Si	183 d9 <= "11100000";	
Inst_Sub2 - St		
Inst_Sub3 - St	185 all <= "Ullilli";	
Inst_Sub4 - St		
🐚 inst_Sub5 - Si 🚽		
(III) >		=
No Processes Running	190 wait for 10 ns;	
The No Processes Running	191 d0 <= "01111111";	
No single design module is select	192 d1 <= "11111111";	
🖾 🖶 🎾 Design Utilities	193 d2 <= "11100000";	
🕅 🛛 🖓 Update All Schemati	194 d3 <= "10110010";	
📻 📴 🕻 Compile HDL Simul	195 d4 <= "01111111";	
Regenerate All Cores	196 d5 <= "01001100";	
Check All Core Versi	197 d6 <= "00011110";	
	198 d7 <= "00000000";	
	199 d8 <= "01111111";	
	d9 <= "01111111";	
	201 $d10 < = "01111111";$	
	203 $d12 <= 0.01111111;$	
	d14 = 01111111,	
	207 wait for 10 ns:	-
	< III	•
🍃 Start 🖻 Design 🖺 Files 🚺 🖡	🗵 Design Summary 🛛 📄 test_corr.vhd 🖂	
		81 Col 35 VHDL

Fig. 8: Example of the stimulus data

## A. Correlation

Name	Value	9 ms	10 05	20 ns	30 ns	140 ns	50 ns	60 ns
16 clk	•							
■iii d0(7:0)	0111:						01111	111
a1(7:0)	127	127 X 0	X 255 X	127	X 255 X (	X 255 X	127 X	
d2(7:0)	127	127 X 30	X 224 X	127	X 224 X 3	φ <u>X</u> 224 X	127 X	30
a3(7:0)	127	127 X 76	X 178 X	127	X 178 X 7	5 X 178 X	127 X	76 X
a4(7:0)	127						127	/
a5(7:0)	127	127 X 178	X 76 X	127	X 76 X 1	8 X 76 X	127 X	178 X
► = 😸 d6[7:0]	127	127 224	X 30 X	127	30 2	4 X 30 X	127	224 X
► = 🥁 d7(7:0)	127	127 255	X • X	127			127 X	255
a8(7:0)	•	<u> </u>	27 X 255	X 0 X 255	1	7 X	0 X 255 X	127 X
d9(7:0)	30	30	.27 224	X 30 X 224	1	7 X	30 <u>X 224</u> X	127 X
► = 😹 d10[7:0]	76	76	.27 178	76 178		7X	76 X 178 X	127 X
al1[7:0]	127						127	/
d12[7:0]	170	178 X	.27 X 76	178 X 76	1	7 X	78 X 76 X	127 X
di3[7:0]	224	224	.27 30	224 30	1	7	24 X 30 X	127 X
3414[7:0]	265	255	27 0	255 0	-X I	7 X	<u>155 X 0 X</u>	127 X
Circle d15[7:0]	01111						01111	111
i0[19:0]	υ		0	×	<u>1 X -16242</u>	34643 🗙 -34518	X 16398 X -1624	16398
1[19:0]	U		0	×	2 2-24594	10163 X -10211	× 24846 × -2472	24718
► Tig +2[19:0]	U		0	×	3 22176	-10329 X 10133	X 22479 X -2240	22254
3[19:0]	U U		0	×	-4 X -9605	-22951 22653	× 9908 × 9880	0 X 9632
r4[19:0]	U U		•	×	5 X 10693	-25272 🗙 24928	X -10441 X 1041	810717
► =% +5[19:0]	U	(U)X	0	×	6 X 34867	-16691 🗙 16368	X -34712 X 3464	34937
► T\$ 16[19:0]	U		•	X	7 X 56674	-241 X 142	X -56518 X 5654	7 -56646
17[19:0]	U U		0	×	8 X 34642	<u>14 X 15</u>	X -34518 X 3464	3 34519
Ref 18 [19:0]	U U		•	×	8 X 10290	<u>14 X -113</u>	X -10084 X 1016	3 X -10212
• • • • • • • • • • • • • • • • • • •	υ		0	×	9 X -26361	16398 X -210	X 10357 X -1032	26516
r10[19:0]	U U		0	X	10 X -47411	24846 2-261	X 22928 X -2295	17484
r11[19:0]	υ		0	×	<u>11 X -47411</u>	22479 X -261	X 25203 X -2527	47392
- 6 +12[19:0]	υ		0	×	12 X -26361	9908 X -210	X 16592 X -1669	26261
13[19:0]	U U		0	×	13 X 10290	<u>-10441</u> -113	X 269 X -241	X -10314
14[19:0]	U U		0	×	13 X 34643	<u>-34712</u>	14	X -34712
r15[19:0]	υ		0	×	14 X 56547	-56518 X	14	X -56518
lig clk_perio	5330	K					5330	Ela

Fig. 9: Simulation of the parallel correlator.

The figure 9 illustrates the results of the parallel correlator. It can be seen that there are 16 correlations is resulted on every FPGA clock cycle.

# A. Cumulant 4

The comparison between the proposed designs of Cumulant 4 is underway and the more efficient will be simulated and then implemented in the FPGA card.

# B. Properties of FPGA card

The ADM-XRC-5T1 is an FPGA card from Alpha-Data which has a high performance PCI Mezzanine Card (PMC) and designed for applications using Virtex-5 FPGAs from Xilinx. This card communicates with the computer using a PCI bridge developed by Alpha-Data which supports PCI-X and PCI. So, a high speed multiplexed address/data bus connects the computer to the FPGA. This card also uses a Primary XMC connector to provide high-speed serial connections. Figure 10 shows the physical board of ADM-XRC-5T1 card.



Fig. 10: ADM-XRC-5T1 card

The ADM-XRC-5T1 supports high performance PCI-X PCI operation without the need to integrate proprietary cores into the FPGA:

- Physically conformant to VITA 42 XMC Standard
- Physically conformant to IEEE P1386-2001 Common Mezzanine Card standard
- 8-lane PCIex / Serial Rapid IO connections to User FPGA

- 8 additional MGT links to User FPGA
- High performance PCI and DMA controllers
- Local bus speeds of up to 80 MHz
- Two independent banks of 64Mx32 DDRII SDRAM (512 MB total)
- One bank of 2Mx18 DDRII SSRAM (4 MB total)

# V. CONCULSION AND PROSPECTS

In this paper, an FPGA based design for computing the fourth-order cross moments is presented. The algorithm was implemented on Xilinx Virtex-5 FPGA and the ADC S4/3G that has sampling speed rate up to 3 GSPS. The maximum operating speed of the design as reported by the ISE tool is 375 MHz.

For efficient and high-speed computation of fourth-order cross moments under real-time constraints, the employment of FPGA technology has proven to be an attractive alternative.

For further developer, this is an interesting challenge to develop under FPGA.

#### REFERENCES

- L. Sakkila, "Study and implementation of an ultra-wide-band radar aimed to obstacle detection and recognition in road environments", PhD thesis, University of Valenciennes and Hainaut Cambrsis, December 2009.
- [2] C. L. Nikias and A. P. Petropulu, Higher-Order Spectra Analysis : A Nonlinear Signal Processing Framework. Englewood Cliffs, New Jersey: Prentice Hall, 1993.
- [3] E.S. Manolakos, H.M. Stellakis and D. H. Brooks, "Parallel processing for Biomedical signal processing," IEEE Computer, vol. 24, No.3, 1991, pp. 33–43
- [4] S. A. Alshebeili, "Computation of higher-order cross moments based on matrix multiplication, Journal of the Franklin Institute, 338, 2001, pp. 811-816.
- [5] Syed Manzoor Qasim, Ateeq Ahmad Khan, Saleh Alshebeili and Shuja Ahmad Abbasi, "FPGA Based Architecture for the Computation of Fourth-Order Cross Moments", International Conference on Intelligent and Advanced Systems, 2007
- [6] L. Sakkila, Y. Elhillali, J. Zaidouni, A. Rivenq, C. Tatkeu, J.M Rouvaen, High order statistic receiver applied to UWB radar, IEEE Pacific Rim Conference on Communications, Computers and Signal Processing, 2009