VLSI Implementation of Low -Complexity Reed Solomon Decoder

G.Lakshmi Priya, A.Raghuram

Abstract— In this paper, a low complexity architecture of Reed-Solomon (RS) code is developed to correct errors based on truncated inversion less Berlekamp Massey algorithm. The arithmetic operations which are used in RS code are Galois Fields (GF) addition and multiplication. This paper presents: i) RS encoder modeled using MATLAB with data encoded in the noisy channel for functional verification. ii) RS decoder modeled in Veri log HDL to recover the erroneous data. The Veri log modeled RS (255, 239) decoder has the capability of 8 symbolerrors detection and correction. The proposed decoder has been designed and synthesized for the Xilinx Spartan6 series FPGAs xc6Ix16-3. The resource consumption is about 44%, and the data processing rates over 1.3Gbit/s is realized.

Index Terms— Berlekamp-Massey algorithm; syndrome; ReedSolomon codes; key equation solver;

I. INTRODUCTION

Towadays, error-correcting codes are used in various digital systems in order to improve reliability. Out of many error correction codes, the Reed-Solomon (RS) codes have great power and utility, and are found in many applications from compact disc players to deep-space application. RS codes are very effective in correcting burst errors aswell asrandom errors. The Reed-Solomon code is defined in the Galois field, which contains a fmite set of element where any arithmetic operations on elements of that set will result in an element belonging to the same set.



Fig. 1. The Structure of a RS Codeword

Every element of field, except zero, can be expressed as a power of a primitive element, n, of the field. The non-zero field elements form a cyclic group defined based on a binary primitive polynomial. Let an (n, k, t) RS code defines over GF(2m), where n is block length of m bits wide symbol, k is message length of the m bits wide symbol and t=[n-k]/2 is the maximum number of error correcting capability. RS decoder performs detection and correction of information (message) symbols in a codeword. The RS encoded data is processed to determine whether any errors have occurred during

G.Lakshmi Priya, Dept.Of Electronics And Communication Engineering, Indira Institute Of Technology&Science:Markapur.

A.Raghuram, Dept.Of Electronics And Communication Engineering, Indira Institute Of Technology&Science:Markapur transmission by channel noise. After determining errors, the decoder corrects the errors in the received data.

Many researchers have tried to implement increasingly efficient RS decoder. They aim at offering of high speed and low complexity. One such RS decoder is high speed parallel RS decoder using ME architecture. ME architecture is regular systolic architecture but required cost is high due to its degree computation circuit . Furthermore, to reduce hardware complexity of RS decoder the just-in-time folding Euclidean algorithm (JIT-FMEA) architecture and the recursive degree computation less modified Euclidean (rDCME) architecture were proposed Recently to provide high speed and low complexity of RS decoder using PRiBM architecture proposed.

In Section II, Reed Solomon (RS) encoder theory introduced. Section III presents the proposed architecture for the RS decoder using the TiBM algorithm [6]. In Section, IV and V simulation result and conclusions are present.

II. REED SOLOMON ENCODER

RS encoder works by adding parity check symbols to the input data before the data transmitted. The encoded data that consist of errors are decoded to recover the error-free data. The parity check symbols are added to allow the RS decoder to detect the locations of the corrupted data and to correct the errors arise in the data during transmission. The number of errors can be corrected by the RS code is depended on the number of parity check symbols added. The transmission codeword is systematically encoded and defmed in (1) as a function of the transmitted message polynomial m(x), the generator polynomial g(x) and the number of parity symbols 2t.

$$c(x) = m(x)X^{2t} + m(x) \mod g(x)$$
-----(1)

Where g(x) is the generator polynomial given by 2t

$$g(x) = \prod_{i=1}^{21} (x + \alpha^{i})$$
------(2)

So generator polynomial of RS (255, 239) code is given as.

$$\begin{split} g(x) &= X^{16} + 118x^{15} + 52x^{14} + 103x^{13} + 31x^{12} + 104x^{11} \\ &+ 126x^{10} + 187x^9 + 232x^8 + 17x^7 + 56x^6 + 183x^5 \\ &+ 49x^4 + 100x^3 + 81x^2 + 44x + 79 - \dots \quad (3) \end{split}$$

The variable a is a root of the primitive polynomial of degree t.

In GF (2⁸) the primitive polynomial is defined as $x^8 + X^4 + x^3 + x^2 + 1$.

III. REED SOLOMON DECODER

Let C(x) and R(x) are the transmitted codeword polynomial and the received codeword polynomial, respectively. The transmitted codeword polynomial can be corrupted by channel noise during the transmission. Therefore, the received codeword polynomial can be described as R(x) = $C(x) + E(x) = R_{n_1} x^{n_1} + + R_1 x + R_0$ where E(x) is the error polynomial.

A. Syndrome Calculation Block :

The first step in the decoding received symbol is to calculate set of syndromes Sj, OS i S2t-1 to correct correctable errors. Any nonzero value of Sj, OS i S2t -1 indicates the presence of errors. The syndrome polynomial Sex) is defined as equation

$$S(x) = S_{15}x^{15} + S_{14}x^{14} + \dots + S_1x^1 + S_{0-\dots-(4)}$$



Fig. 2 .Syndrome calculation block



Fig, 3:Syndrome cell

The syndrome calculation block is consisted of 16 parallelsyndrome cells as shown in Fig.2 .Syndrome cell computes Si value during 255 clock cycles.

B. KES Block :

The key equation s(x).(x)=a(x)modx2t is generally solved by BerJekamp-Massey (BM) algorithm or the modified Euclidean (ME) algorithm. The conventional ME algorithm are regular, but the hardware cost is high due to the required degree computation and comparison circuit. In the RS decoder, the KES block is the largest block compared with SC and CSEE blocks. The number of PEs in RiBM architecture is 3t+1 [7] and TiBM architecture is 2t+2 [6]. Therefore, to reduce the area of the KES block, TiBM architecture used by truncating t-l PEs. So, reducing the area of KES block means area of RS decoder can be reduce significantly. Also, as the more error correcting capability (t) increases, the hardware complexity can be reduced more.



Fig. 4. Number of PEs for (a) RiBM architecture , and (b) TiBM architecture .

C. Chien Search Block, Forney Block and Error Correction Block:

After getting the error locator polynomial A(X) and error evaluator polynomial cr(x) from KES block are then fed into the Chien search block and Forney algorithm block, respectively. Chien search block calculates the roots of the error locator polynomial. The Forney algorithms block which works in parallel with the Chien search block to calculate the magnitude of the error symbol at each error location. Let error locator polynomial over GF (2^m) is $\lambda(X) = x^t + \lambda t - i x^{t-1} + ... + \lambda_0$. Then chien search algorithm is used to find roots of error locator polynomial of degree t, which present inverse of error location. In the [mal stage, Forney algorithm is used to calculate the value of error.

The error values corresponding to error locations are calculated according to equation (6).For division in eq. (6), inverse of an element of a divisor is stored in 256*8 ROM, and it is then multiplied with an element of dividend.

$$Y_{l} = x_{j} \frac{\sigma(x_{j}^{-1})}{\lambda'(x_{j}^{-1})}$$
______(6)

After getting the error locations and error values, finally can form the error polynomial E(X) and correct the received polynomial R(X) just by adding (with XOR operation) these two polynomials together

IV. SIMULATION RESULTS

Reed Solomon encoder and decoder are successfully modelled in MATLAB and Verilog HDL respectively. Errors are added into the codeword through RS encoder and the error added codeword is used as input in RS decoder. We have implemented the proposed RS (255,239) decoder using.



Fig.5.The Structure of Reed-Solomon Decoder

Verilog HDL and performed logic synthesis using ISEI3.1 design tool with Xilinx Spartan6 series FPGAs xc6IxI6-3. Maximum frequency for this case is also found to be 162.72 MHz.

Fig.6 and Fig.7 shows simulation result and RTL view of RS decoder respectively.

Name	Value	atura	1,000,600 me	1,000,700 mi	1,000,800 m	11,000,	100 rei
Cut_byte[7:0]	01010010	001000		1 20 200 20	10101001	00101011	010100
1ê ceo	0						
ig Vald_out	1	-	الم وحد حدود وال				
in cit	0	ULARARA	uuuuuu	Innanan	unnn	aadaaa	
if reiet	0						
16 α	0						
Minput_byteft	11011111	0.01101	010 00000 101	11001111	11001011	d 11100	1101
i enable	1						
 true_out(7.0) 	01010010	1. 00100	001 11111011	11010010	10101001	0011101	0101
M (010)	0000000000	0 0000000	2000 000000000	000000000	2000000000	000000000	0000
 M (01.0) 	0000000000	d	000000000	0000000000	2000000000	00000000	0000
▶ 👹 en[31.0]	0000000000	00000000000000000000000000000000000000					
 M (c,531.0) 	0000000000)00©00	0000@0000	000000	00000	0001000	
M in_t[11.0]	0000000000	200000	0000000000	0000000),,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,,	0000000	00000
▶ 🖬 in(11.0)	0002080200	000000000000000000000000000000000000000					
 M boshinal 	R5_dec_tb/lim(01.0] 0000000000000000000000000000000000					
🕨 😻 number()1.0	05020202020	000000000000000000000000000000000000000					

Fig. 6. The Simulation result of RS decoder



Fig. 7. The RTL view of RS decoder TABLE I Device Summery for RS (255,239) decoder

Logic Utilization	Used	Utilization	
Number of Slice	2786 out of	15	
Registers	18824		
Number of slice LUT	4018 out of	44%	
Number of since LOT	9112		
Number of fully used	2131 out of	47%	
LUT-FF pairs	4440		
Number of bonded	21 out of 222	9%	
lOBs	21 Out 01 252		

V. CONCLUSION

Reed Solomon encoder and decoder are successfully modelledin MATLAB and Verilog HDL respectively. Error detectionand correction technique is used here for reliablecommunication over a noisy channel. The main element in theFPGA that is highest in the demand is the LUT's. In this paperless number of LUT's is used. This represents reduction in thecost and save a lot of area. This design will play a remarkablerole with its significant speed and efficiency.

REFERENCES

- Sarwate, D.V., and Shanbhag, N.R.: 'High-speed architectures for Reed-Solomon decoders', IEEE Trans. Very Large Scale Integr. (VLSI) Syst., 2001, 9, (5), pp. 641-655
- [2] H. Lee, "High-Speed VLSI Architecture for Parallel ReedSolomon Decoder," IEEE Trans. on VLSI Systems, vol. II, no. 2, pp. 288-294, April. 2003.
- [3] Hsu, H.Y., Wu, A.Y., and Yeo, 1.1.: 'Area-efficient VLSI design of Reed-Solomon decoder for IOGBase-LX4 optical communication systems', IEEE Trans. Circuits Syst. II, Express Briefs, 2006, 53, (II),pp. 1245-1249
- [4] Baek, J.H., and Sunwoo, M.H.: 'Enhanced degree computation less modified Euclid's algorithm for Reed-Solomon decoders', Electron.Lett., 2007, 43, (3)
- [5] Yuan, B., Wang, Z., Li, L., Gao, M., Sha, J., and Zhang, c.: 'Area efficient Reed-Solomon decoder design for optical communications' IEEE Trans. Circuits Syst. II, Express Briefs,2009, 56, (6), pp. 469-473
- [6] https://books.google.co.in/books?isbn=1402083912
- [7] www.indjst.org/index.php/indjst/article/view/29431