

Impact of Thickness and Material on different Electronic Parameters of GAA-MuGFETs

Sanjeev Kharb, Pardeep Saini

Abstract— Some of recent advances related to CMOS compatible n-type gate-all-around (GAA) silicon nanowire (NW) MOSFETs with excellent electrostatic scaling are discussed. This research work explores the sensitivity of gate-all-around (GAA) nanowire (NW) to process variations in silicon film thickness and material i.e. Si and Ge with multigate devices by using analytical solutions of Poisson's equation verified with device simulation. It has been disclosed by our study that the GAA nanowire (NW) has the smallest threshold voltage (V_{th}) dispersion caused by process variations in silicon film thickness. Specifically, the GAA NW illustrated better immunity to channel thickness variation than multigate devices because of its inherently superior surrounding gate structure. This manuscript is a sincere effort to optimize the design space by performing GAA silicon nanowire (NW) MOSFETs with three variable device parameters: channel width, material and silicon film thickness. It has been found that the efficiency of the GAA gate structures is dependent on the above mentioned parameters.

Index Terms— GAA gate FETs, MOS devices

I. INTRODUCTION

As per latest studies, many performance metrics like speed and total harmonic distortion related with MOSFET have generally improved with each scaling. But as channel lengths approach and fall below 100 nm, new characteristics are observed; many of them are undesirable. Extraordinary efforts have been made to enhance semiconductor-device features while reducing their dimensions. However, the miniaturization of traditional bulk CMOS transistors is reaching fundamental limits that, eventually, could slow down this trend. In order to follow the predictions of the International Technology Roadmap for Semiconductors [1], new materials and architectures have been proposed. FULLY-depleted (FD) SOI MOSFETs are very useful for sub-100 nm CMOS applications because of their steep sub-threshold slope and a low body effect coefficient. SOI microprocessors with a 22% speed improvement over bulk have been reported recently [1]. FDSOI MOSFETs with a gate length of 50 nm and a switching speed less than a picosecond have been reported [2].

To overcome short channel effects and to maintain full depletion if the doping concentration in the channel region is increased, the silicon film thickness must be scaled down with

Sanjeev Kharb, Department of Electronics & Communication Engineering, Bhiwani Institute of Technology and Sciences, Bhiwani, Haryana, India-127021

Pardeep Saini, Department of Electronics & Communication Engineering, Bhiwani Institute of Technology and Sciences, Bhiwani, Haryana, India-127021

gate length. While devices made in films thicker than 20 nm have excellent mobility and current drive characteristics, significant mobility degradation is observed in devices made by using a silicon film thickness less than 10 nm [3]. If a metal gate is used instead of N poly-silicon the doping concentration in the film can be reduced, while it allows for fully depleted operation in thicker silicon films. This reduction of doping concentration, however, degrades the short channel characteristics. A proposed solution is multiple-gate structure devices which have been reported. Such multiple-gate devices comprise of double gate, triple-gate and quadruple-gate structures (i.e. GAA-gate). When the silicon body is completely surrounded by the gate contact, the resulting structure is known as GAA [4]. It is well understood that the double-gate (top and bottom gate) silicon-on-insulator (SOI) MOSFET and the gate-all-around device are the most suitable device structures for suppressing short-channel effects and subthreshold slope degradation [5-7].

In the current simulation, the silicon island is assumed to have a rectangular cross section and the gate oxide has a uniform thickness in all devices (It is assumed that there is no gate oxide thinning at the edges of the silicon island). In thin-film quadruple-gate devices (GAA gate) operating in the sub-threshold region most carriers flow through the middle of the film due to the volume inversion. **Fig.1.** represent that the threshold voltage of GAA-gate devices increases when the channel width is increased. Even though the use of thin silicon film increases the source and drain resistance, a small silicon film thickness is required to improve the SCE immunity and sub-threshold slope. If the silicon film is ultra thin, energy quantization effects start to appear, which influence the threshold voltage and the I-V characteristics of SOI MOS devices **Fig. 1** also shows the threshold voltage as a function of film thickness of GAA gate structure. This graph shows the threshold voltage is almost constant for the GAA-gate MOSFET.

II. MATERIAL AND METHODOLOGY

Device electrical characteristics were simulated using the Omen Nanowire software from nanohub. In thin-film quadruple-gate devices (GAA gate) operating in the sub-threshold region most carriers flow through the middle of the film due to the volume inversion. In order to explore the design space for GAA gate structures, simulations were performed with variables of four device parameters such as channel width, material, and silicon film thickness. Simulations were performed for channel widths of 10nm, 20 nm, 30 nm, and 40 nm. The thickness of the silicon film, varies from 10 nm to 40 nm. Even though the use of thin silicon film increases the source and drain resistance, a small silicon film thickness is required to improve the SCE

immunity and sub-threshold slope. If the silicon film is ultra thin, energy quantization effects start to appear, which influence the threshold voltage and the I-V characteristics of SOI-MOS devices. The simulated structures have a uniform doping concentration in the channel and source/drain region. Abrupt source and drain junctions are used to fix the effective gate length of the devices. The simulations were done using a single carrier, drift-diffusion model without impact ionization to focus on the electrostatic behavior. From the simulation results, the trans-conductance and drive current quadruple-gate (GAA gate) devices is approximately four times that of a single-gate device, as could be expected. Encroachment of electric field from drain on the channel region can be seen in the triple-gate device, but not in the GAA-gate devices. Therefore, it is assumed that GAA-gate device can suppress effectively short channel effects and thus could be a promising candidate for future nanometer MOSFETs.

III. RESULTS & DISCUSSION

A. Channel Width

In the present simulation, the silicon island is assumed to have a rectangular cross section and the gate oxide has a uniform thickness in all devices (It is assumed that there is no gate oxide thinning at the edges of the silicon island.) In thin-film quadruple-gate devices (GAA gate) operating in the sub-threshold region most carriers flow through the middle of the film due to the volume inversion. **Fig. 1** shows that the threshold voltage of GAA-gate devices increases when the channel width is increased.




Figure 1: Threshold voltage in fully depleted GAA gate MOSFET with channel widths $W=TS_i = 25$ nm, $N_A = 1 \times 10^{18} \text{ cm}^{-3}$.

B. Silicon Film Thickness

Even though the use of thin silicon film increases the source and drain resistance, a small silicon film thickness is required to improve the SCE immunity and sub-threshold slope. If the silicon film is ultra thin, energy quantization effects start to appear, which influence the threshold voltage and the I-V

characteristics of SOI MOS devices. **Fig. 2** represents the threshold voltage as a function of film thickness of GAA gate structure L and W are both equal to = 25 nm, and channel doping concentration, $N_A = 1 \times 10^{18} \text{ cm}^{-3}$. Similarly, it can be observed that the threshold voltage roll-off is minimized by the use of the quadruple-gate structure. This graph shows the threshold voltage is almost constant for the GAA-gate MOSFET.

In this, the current of GAA gate MOSFET is linearly varying with threshold voltage for 0.5nm thickness. But for 1nm and 2nm thickness the graph shows abrupt changes in current value, whenever the thickness of the film is greater than the twice the length of mean free path of electrons the charge transport takes place because of tunneling and hence we have sudden increase in current value for both Si and Ge material GAA gate MOSFETs.




Figure 2: Threshold voltage as a function of film thickness of GAA gate structure L and W are both equal to = 25 nm, and channel doping concentration, $N_A = 1 \times 10^{18} \text{ cm}^{-3}$ Film Thickness and Material.

Figure no. 3 and 4 have been included to show Current-Voltage Characteristics of Ge and Si Films for different thickness.




Figure 3: Current-Voltage Characteristics of Si Film for different thickness




Figure 4: Current-Voltage Characteristics of Ge Film for different thickness

IV. CONCLUSION

we have established the Si/Ge n-type GAA-gate MOSFETs devices based on omen nanowire GAA with 10nm channel lengths which demonstrates excellent sub-threshold voltage and film thickness of 2nm shows good drain current. A very thin silicon film thickness of Si/Ge material of GAA-gate MOSFETs are expected to further enhance device ON current. The valuable data provided by the present research work highlights the importance of GAA-gate MOSFETs as a promising successor of MOSFETs and these findings are useful in search for future energy efficient green electronics.

IV. REFERENCES

- [1] S.B. Park, Y. W. Kim, Y. G. Ko, K. I. Kim, I. K. Kim, H. S. Kang, J. O. Yu, and K. P. Suh, —A 0.25- μ m, 600 MHz, 1.5-V, fully depleted SOI CMOS 64-bit microprocessor, *IEEE J. Solid-State Circuits*, vol. 34, pp. 1436–1445, 1999.
- [2] R. Chau, J. Kavalieros, B. Roberds, A. Murthy, B. Doyle, D. Barlage, M. Doczy, and R. Arghavani, —A 50 nm depleted-substrate CMOS transistor (DTS), *IEDM Tech. Dig.*, 2001, pp. 621–623.
- [3] T. Ernst, D. Muteanu, S. Cristoloveanu, T. Ouisse, N. Hefyene, S. Horiguchi, Y. Ono, Y. Takahashi, and K. Murase, —Ultimately thin SOI MOSFETs: Special characteristics and mechanisms, *Proc. IEEE Inte. SOI Conf.*, pp. 92–93, 2008.
- [4] (Journal Online Sources style) K. Author. (year, month). Title. *Journal* [Type of medium]. Volume(issue), paging if given. Available: [http://www.\(URL\)](http://www.(URL))
- [5] J. P. Colinge, M. H. Gao, A. Romano-Rodriguez, H. Maes, and C. Claeys, —Silicon-on-insulator gate-all-around device, *IEDM Tech. Dig.*, 1990, pp. 595–598.
- [6] H.-S. P. Wong, K. K. Chan, and Y. Taur, —Self-align (top and bottom) double-gate MOSFET with a 25 nm thick silicon channel, *IEDM Tech. Dig.*, 1997, pp. 427–430.
- [7] J. P. Denton and G. W. Neudeck, —Fully depleted dual-gated thin-film SOI P-MOSFET's fabricated in SOI islands with an isolated buried poly-silicon back gate, *IEEE Electron Device Lett.*, vol. 17, pp.509–511, Nov. 1996.



Er. Sanjeev Kharb, M.Tech Student, Electronics & communication Engineering, Bits college of Engineering, Bhiwani.



Mr. Pardeep saini, Assistant professor, Department of Electronics & communication Engineering, Bits college of Engineering, Bhiwani, Haryana.