Design and Implementation of TSEMAC and UDP/IP Network Stack on FPGA

Bhavika A. Vithalapara, Abhimanyu Dhiman, Sudhir Agrawal, Shailendrasinh Parmar

Abstract— This paper presents a high speed FPGA implementation of Triple Speed Ethernet MAC (TSEMAC) and UDP/IP stack which is the stack of the widely used in transport streaming and video conferencing applications. The Physical layer and its interface to the FPGA's IO blocks are implemented off-the-shelf using an integrated Ethernet transreceiver (National DP83848C). The link layer is based on Altera Triple Speed Ethernet MAC core. A novel architecture of network and transport layers by means of fabric and dedicated FPGA blocks is also proposed which can provides a PC-FPGA and vice-versa data communication. The design is analyze and tested using software program running in PC which send and receive data. The proposed system shows a noticeable speed up suitable for FPGA based data streaming applications.

Index Terms— TSEMAC, UDP/IP stack, FPGA, PER Test Tool.

I. INTRODUCTION

Ethernet is synonymous with networking and its application is ubiquitous worldwide. It provides high bandwidth over long cable length and a driver-less architecture within an operating system environment [1]. It is a very popular and commonly used standard when connecting to a Internet or LAN(Local Area Network). In the past when connecting an system to a LAN, it was nessesary to use additional network circuits that had more functionality than required which came at higher cost [2]. Furthermore, to implement the network stack a processor was needed. Now, with the FPGA technology it is easy to implement an application-tailored part of a UDP/IP stack to achieve a cost-effective and straight-forword connection to a network.

The UDP/IP protocol has applications on audio and video streaming of VoIP, broadcasting, multimedia and video conference communications [3]. For real time conversations, UDP protocol provides low delay datagram transfers, due to unreliable service.

This work presents a TSEMAC and UDP/IP network stack implementation on FPGA and make a comparison with other exiting work. Here the packets are shown in wireshark to integrate with the application layer. This paper is organized as follows: Section II presents an overview of the OSI model

Bhavika Vithalapara B.E. E&C, pursuing M.E. degree in E&C taking internship at SAC, ISRO Ahmedabad for dissertation work of M.E. Her main research interest includes Networking, broadcast services and Wireless Communication.

Abhimanyu Dhiman B.Tech. E&C. Presently he is Scientist at Developmental Communication Technique Division, ISRO Ahmedabad.

Sudhir Agrawal B.E degree in E&C and MBA from Gujarat University, Gujarat. India.

Shailendrasinh Parmar B.E. in E&C, and M.E. from Rajiv Gandhi Technical University, Bhopal, M.P., India.

layers. The proposed system and implementation is detailed on Section III, while evaluation and results are exposed in Section IV. Finally Section V conclude the whole work.

II. OSI MODEL

The OSI(Open Systems Interconnection) model is a theoretical model and is used to describe the behavior of a network. the OSI model consists of seven layers and the layers are named: Application, Presentation, Session, Transport, Network, Datalink and Physical layer. From a TCP/UDP/IP viewpoint the session and presentation layers are often included in the Application layer. The OSI layers are frequently referred in this paper, but it's not further explained. For a detail description of the protocols and layers, see [4].

A. Data Link Layer

The link layer provides the data exchange between computers within a local network. The basic unit of data transfer, for data link layer is data link packet frame. A frame is composed of a header, payload and trailer. It carries the souce address, destination address and other control information in the header. The trailer contains the checksum of transported data. By using the checksum, we can find out the error which has been occurred during transfer. The network layer packet is included in the payload.

B. Network Layer

The network layer is responsible for host to host delivery of packet. It establish the route between originating and destination computer. The basic unit of data transfer is a datagram that is encapsulated in a frame. It is composed of a header and data field. This datagrams are the payload or data field of the frame. This layer is used to establish communication with computer systems that lie beyond the local LAN segment, because it has its own routing addressing architecture, which is separate and distinct from the link layer. Such protocols are known as routable protocols, for example IP (Internet Protocol) [5]. The IP is the important protocol of the Network layer.

C. Transport Layer

The transport layer is responsible for communication between two applications running on different computers [6]. The basic transmission unit is a segment, that is composed of a header and payload, which is transmitted through payload of network packet. The transport layer provides end-to-end reliability by having flow and error control. It has two protocol: TCP (Transmission Control Protocol) and UDP (User Datagram Protocol). TCP provides а connection-oriented communication with flow control, reliable data delivery and duplicate data suppression. Wheres UDP provides unreliable and connection less communication services. It allows applications to send datagram and handle translation between sockets and ports. UDP is very effective for real-time applications like audio and video or in applications where low delay and low latency is preffered over reliable data delivery [7]. transmission, it subsequently transmitted with the tx_err for one clock cycle.

III. THE PROPOSED SYSTEM AND IMPLEMENTATION

The Hardware UDP/IP stack core is shown in Figure 1. Figure 1(a) shows the architecture of a traditional TCP/IP stack and Figure 1(b) shows the UDP/IP stack which are entirely implemented on FPGA.

Application layer	Application layer
Transport layer	UDP
Network layer	IPv4
Link layer	Ethernet
Physical layer	Physical Medium

Figure 1(a) Architecture of TCP/IP stack, (b) used architecture

In our design, UDP protocol is implemented at transport layer. Internet Protocol Version 4(IPv4) is used at network layer, which gives more area effective design compared to IPv6 protocol.

The architecture of proposed design is shown in Figure 2. It consists of several modules. Starting with the physical layer, DP83848C PHY device can be used as an interface for Ethernet communication at 10/100 Mb/s speed. PHY connect to Ethernet cable through RJ-45 connector. MII interface is defined by IEEE 802.3 specification. When using a MII interface, PHY chip provides tx and rx clock to MAC. At MII interface that operate at 10 Mb/s, PHY provides 2.5 MHz clock and for 100 Mb/s speed it provides 25 MHz clock.

Triple Speed Ethernet MAC Megacore function is offered by Altera with high capability and in variety of operating modes. This function is configured to operate at half-duplex or full-duplex with minimum possible resource consumption and suitable for data streaming applications. PHY interface is managed by MDIO module. In our design we are using MII interface in full-duplex mode with 100 Mb/s speed. TSEMAC features and operation are illustrated in [8].

The Ethernet MAC function provides an Avalon-ST interface to user applications and an industry standard interface to external PHY devices. It can support upto 24 ports. We can configure single-port MAC to include internal FIFO buffers to store the data on transmit and receive path [8]. PHY provides a 25 MHz clock to TSEMAC. The PHY is managed by MDIO(Management Data Input/Output) module which uses the Management Data Clock (MDC) of 2.5MHz.

The Megacore function is constructed from two units, the transmitter and receiver unit. On the transmit path, data transfer are synchronous to the rising egde of tx_clk. The tx_en signal is asserted to indicate the start of a new frame and remains high until the last byte of frame is present on $tx_d[3:0]$. If an error occurred in the frame during




Figure 2 Proposed Design Architecture

On the receiver path, all signals are sampled on rising edge of rx_clk . The PHY assert the rx_en signal to indicate the start of a new frame and remains high until the last byte is present on $rx_d[3:0]$. If there is an error in the frame received from the line, the PHY assert the rx_err for one clock cycle.

IV. EVALUATION AND RESULTS

The Hardware system is designed in QSYS using Triple Speed Ethernet Megacore function. There are three systems: Ethernet main system, Ethernet subsystem and Peripheral system. Ethernet main system consists of NIOS II processor which control and configure all the modules, SDRAM which is use to store the data, flash memory to store the MAC address of device and peripheral and Ethernet interface systems. Ethernet subsystem consists of Ethernet bridge to connect this system with main system, TSEMAC to configure, control and access the PHY device with different speed and modes, SGDMA(Scatter Gathered DMA) tx/rx to send and receive data to and from FIFO of TSEMAC, and descriptor memory to store the data of DMA controller.

The peripheral system consisting of peripheral bridge to connect this system with main system, performance counter for debug and system performance analysis, system clock timer, and JTAG UART for serial communication and debugging NIOS II application via on-board USB-blaster

International Journal of Engineering and Technical Research (IJETR) ISSN: 2321-0869, Volume-3, Issue-5, May 2015

circuitry. Here the system ID block is used to sync the hardware system generation with software generation tools. We uses one PLL(Phase Lock Loop) in our design which accept input clock of 50 MHz and generate 100 MHz system clock, 100 MHz SSRAM clock, 60 MHz peripheral clock etc. The software interface is provided by the Eclipse which is software tool for NIOS II processor. To transmit data SGDMA tx controller are open, assert tx_en signal and send data. Figure 3 shows the tx data view of signal tap analyzer which is real time analyser for system.

Туре	Alias	Name	48 52 56 60 64 68 72 78 80 84 88 92 96 110 104 108
*		enet_rx_ck	
*		enet_rx_en	
-		⊞ enet_rx_d	0
*		enet_br_ck	
*		enet_tx_en	
din t		⊞-enet_tx_d	Ph (th) th (th)(Bh)(Bh)(th (2h)(th)(th (Eh)(2h)(th

Figure 3 Tx data in signal tap analyzer

When frame is coming on receiver side PHY assert the rx_en signal and NIOS access this data through SGDMA rx controller. Figure 4 shows rx data in signal tap analyzer.

Alias	Name	20 2	4 	28	. 32		40	4	48		56	60	64			16	. 80	. 84
	enet_mdc																	
	-																	
	enet_tx_ck	n	ЛЛ	IJ	UL	ЛЛ	ЛГ	JU	JJ	ஸ	JU	J	W	VU	ЛЛ	ЛЛ	ЛЛ	Л
	enet_tx_en																	
										Üh								
	enet_rx_ck	ஶ	JL	ПЛ	Л	ໜ	UL	ЛЛ	ΠЛ	N	nn	n	ЛЛ	ЛЛ	UU	ໜ	ໜ	Л
	enet_rx_en																	
	⊞-enet_rx_d		Sh.		Dh (1h) (E	h)(9)(Oh)(8	h)(Fh)(O	h)(9h)(h) (n)	Eh)(h)(C	h)(lh)(Bh)(2h)(9)(B)(8	h) (h
		eret_mdc eret_mdo eret_bt_ck eret_bt_en Er eret_bt_d	enel nóc enel nóc enel núc enel ty, en E enel ty, d enel n, ck enel n, ck	end_mic end_mic end_mic end_mic_dk end_mic_dk end_mic_dk end_mic_dk	ead_mic ead_mic ead_mic ead_m_cok ead_m_cok ead_m_cok ead_m_cok	ed_mic ed_mic ed_mic ed_mic ed_mic f=ed_mic ed ed_mic ed ed_mic ed ed ed ed ed ed ed ed ed ed ed ed ed e	ed_mic	ed_mic	##_m0 ##_m0 ##_m0 ##_m0 ##_m0 ##_tr_ck ##_tr_ck ##_tr_ck ##_tr_ck ##_m0 ##_mc_s	set_mic	ext_mic ext_mic ext_mic ext_mic ext_mic ext_mic ext_mic f: ext_mic f: ext_mic ext_mic ext_mic	set_mic	ext_mic	ext_mic	set_mic	set_mic	ext_mic	ext_mic

Figure 4 Rx data in signal tap analyzer

We implement nichestack which is a networking stack. It receive data from application and transform it into the network specific packets and send to the networking devices. Here the IP is assigned to the device which is 192.168.10.234 for our device and UDP port Number assigned is 30. Now when ping the device it gives the response as shown in figure 5 by ICMP packets.

No	. Time	Source	Destination	Protocol	Length Info		
	8768 2896.454935000	192.168.10.235	192.168.10.234		74 Echo	(ping) request	id=0x0001
	8769 2896.455330000	192.168.10.234	192.168.10.235	ICMP	74 Echo	(ping) reply	id=0x0001
	8873 2897.464371000	192.168.10.235	192.168.10.234	ICMP	74 Echo	(ping) request	id=0x0001
	8874 2897.464803000	192.168.10.234	192.168.10.235	ICMP	74 Echo	(ping) reply	id=0x0001
	8977 2898.472475000	192.168.10.235	192.168.10.234	ICMP	74 Echo	(ping) request	id=0x0001
	8978 2898.472902000	192.168.10.234	192.168.10.235	ICMP	74 Echo	(ping) reply	id=0x0001
	9081 2899.480510000	192.168.10.235	192.168.10.234	ICMP	74 Echo	(ping) request	id=0x0001
	9082 2899.480925000	192.168.10.234	192.168.10.235	ICMP	74 Echo	(ping) reply	id=0x0001
	9343 2902.050542000	192.168.10.235	192.168.10.234	ICMP	74 Echo	(ping) request	id=0x0001
	9344 2902.050934000	192.168.10.234	192.168.10.235	ICMP	74 Echo	(ping) reply	id=0x0001
	9448 2903.058562000	192.168.10.235	192.168.10.234	ICMP	74 Echo	(ping) request	id=0x0001
	9449 2903.058911000	192.168.10.234	192.168.10.235	ICMP	74 Echo	(ping) reply	id=0x0001
	9554 2904.086730000	192.168.10.235	192.168.10.234	ICMP	74 Echo	(ping) request	id=0x0001
	9555 2904.087153000	192.168.10.234	192.168.10.235	ICMP	74 Echo	(ping) reply	id=0x0001
	9657 2905.094772000	192.168.10.235	192.168.10.234	ICMP	74 Echo	(ping) request	id=0x0001
	9658 2905.095149000	192.168.10.234	192.168.10.235	ICMP	74 Echo	(ping) reply	id=0x0001
	9884 2907.302531000	192.168.10.235	192.168.10.234	ICMP	74 Echo	(ping) request	id=0x0001
	9885 2907.302934000	192.168.10.234	192.168.10.235	ICMP	74 Echo	(ping) reply	id=0x0001
(F)	Frame 8768: 74 bytes	on wire (592 bits).	74 bytes captured	(592 bits	on interf	ace 0	

Frame 8768: 74 bytes on wire (592 bits), 74 bytes captured (592 bits) on interface 0
Ethernet II, Src: 90:1b:0e:0c:2b:e9 (90:1b:0e:0c:2b:e9), Dst: 00:07:ed:ff:cd:15 (00:07:ed:ff:cd:15)
@ Destination: 00:07:ed:ff:cd:15 (00:07:ed:ff:cd:15)
@ Source: 90:1b:0e:0c:2b:e9 (90:1b:0e:0c:2b:e9)
Type: IP (0x0800)
Interpret Protocol Variant Action 4 (2014)
Therpret Protocol Variant Action 4 (2014)
Frame Protocol

Type: IP (0.0000) Internet Protocol Version 4, Src: 192.168.10.235 (192.168.10.235), Dst: 192.168.10.234 (192.168.10.234) Internet Control Message Protocol

0010	00 3c 0c d	5 00 00 80 01	0e Oc 2b e9 08 00 45 00 00 00 c0 a8 0a eb c0 a8	E. .<
0030	67 68 69 62	a 6b 6c 6d 6e	00 39 61 62 63 64 65 66 6f 70 71 72 73 74 75 76	M"9abcdef ghijklmn opqrstuv
0040	77 61 62 63	3 64 65 66 67	68 69	wabcdefg hi

Figure 5 ICMP packets of ping request and reply

To check the UDP functionality we send the UDP packets to the device by PER (Packet Error Rate) test tools which measure the packet error rate as shown in figure 6, and set the local loopback on the device.

🚰 PER Tool.vi	- C X
Eile Edit Operate Iools Window Help	PER
PER Test Tool	
Network Setting	Performance
Remote IP Local Tx Port Data Rate (Kbps) 192.166.10.234 () 1234 () 2048 Remote Rx Port Local Rx Port Packet Length (Bytes) () 300 () 1235 () 1200	PER 4.107E-4 PER Last 2 sec. 0.000E+0
Transreceiver	Tx Pak/sec 213 Errored Pak Nos.
Tx Reset Tx Tx Pak No. ON Add Error 27652 Bytes Received Rx Pak No.	12549 A 12653 12757 12864 12970 13076
32586000 27651 Packets Received 27155 11	13076 - 13185 13293 13407 13515 26423 -
Reset Rx Stop Rx	STOP
4 III	DCTD/SNAA/SAC

Figure 6 PER Test Tool

In the PER test tool we set the remote IP to FPGA device IP that is 192.168.10.234, and remote rx port to 30 because we set the listen port of the device to 30. Local rx and tx port are set to port no. 1234 and 1235 of host PC. Data rate is set to 2Mbps and packet length is 1200 byte. Now when Transreceiver is turn on it send and receive the packets from the device. Here it shows that among 27155 received packet 11 packets are lost. So packet error rate is very low. Figure 7 shows the UDP packets communication in wireshark.

-						
Intel(R) I350 Gigabit Network Connection: \Dev	-	677} [Wireshark 1.8.4 (SVN Rev 46250 from /1	trunk-1.8)]			
<u>File Edit View Go Capture Analyze Sta</u>	istics Telephony <u>T</u> ools <u>I</u> nternals <u>H</u> elp					
8 8 8 8 8 6 6 8 8	0, 4 4 4 7 2 8 8 1	ର୍ ପ୍ ପ୍ 🖂 📓 📓 🕺 🇯				
Filter: ip.src eq 192.168.10.234	Expression	Clear Apply Save				
No. Time Source	Destination Protocol	Length Info				
6 30.2546360 192.168.10.234	192.168.10.235 UDP		Destination port: mosaicsyssue			
7 30.2558300 192.168.10.234	192.168.10.235 UDP		Destination port: mosaicsyssue			
9 30.2604540 192.168.10.234	192.168.10.235 UDP		Destination port: mosaicsyssue			
11 30.2655450 192.168.10.234	192.168.10.235 UDP		Destination port: mosaicsyssvo			
13 30.2705130 192.168.10.234	192.168.10.235 UDP		Destination port: mosaicsyssue			
15 30.2755150 192.168.10.234	192.168.10.235 UDP		Destination port: mosaicsyssue			
17 30.2804100 192.168.10.234	192.168.10.235 UDP		Destination port: mosaicsyssue			
19 30.2854260 192.168.10.234	192.168.10.235 UDP		Destination port: mosaicsyssvo			
21 30.2903970 192.168.10.234	192.168.10.235 UDP		Destination port: mosaicsyssvo			
23 30.2954470 192.168.10.234	192.168.10.235 UDP		Destination port: mosaicsyssvo			
25 30.3003910192.168.10.234	192.168.10.235 UDP		Destination port: mosaicsyssvo			
27 30.3053580192.168.10.234	192.168.10.235 UDP		Destination port: mosaicsyssvo			
29 30.3103990 192.168.10.234	192.168.10.235 UDP		Destination port: mosaicsyssvo			
31 30.3154130 192.168.10.234	192.168.10.235 UDP	1242 Source port: 30	Destination port: mosaicsyssvo			
<			,			
Frame 39: 1242 bytes on wire (9936 bits), 1242 bytes captured (9936 bits) on interface 0 Ethernet II, Src: Alter affrcd:15 (00:01/ediff:cd:15), host: Fujftsur_Oc:2b:e9 (90:1b:0e:0c:2b:e9) Tinternet Protocol Version 4, Src: 192.186.10.234 (192.168.10.234), bst: 192.168.10.235 (192.168.10.235) Weston: 4 Header length: 20 bytes 0 Differentiated Services Field: 0x00 (0SCP 0x00: Default; ECN: 0x00: Not-ECT (Not ECN-Capable Transport)) Total Length: 1228 Identification: 0x0016 (22) Filas: 0x00 Fila						
0000 90 1b 0e 0c 2b e9 00 07 ed 0010 04 cc 00 16 00 04 11 de 0020 0a eb 00 16 40 34 34 34 0030 aa aa <t< td=""><td>e5 c0 a8 0a ea c0 a80. aa 00 00 00 12 aa aa aa aa aa aa aa aa aa aa aa</td><td></td><td></td></t<>	e5 c0 a8 0a ea c0 a80. aa 00 00 00 12 aa aa aa aa aa aa aa aa aa aa aa					

We compare our work in terms of speed(MHz), Maximum Ethernet frame length (bytes) and maximum Ethernet speed (Mbps) with other implementations and we get the results that is summarized in TABLE I. They all implement the stack in Xilinx devices wheres we implement it in Altera device. In [2] they provide three different UDP/IP core: Minimum, Medium and Advanced. [9] presents complete TCP/IP stack implementation from which we observed the data only related to UDP/IP implementation. In [10], it only implement the Ethernet stack and [11] presents the complete UDP/IP core but there is neighter UDP checksum capability nor ARP protocol is considered.

TABLE I							
Ref.No	Speed(MHz)	Max. Frame	Max.				
		Length	Ethernet				
		(bytes)	Speed				
			(Mbps)				
Our	125	1518	1000				
2-Min.	90.7	256	100				
2-Med.	60.3	256	100				
2-Adv.	105.6	1518	1000				
9-Dollas	77	-	100				
10	50	-	100				

In speed term our work gives the best performance. For maximum Ethernet frame length our implementation and advanced UDP/IP core are capable to manage the frame of 1518 bytes. [9] and [10] does not provide information about frame length. The maximum Ethernet speed is 1000Mb/s is supported by three designs as shown in table.

V. CONCLUSION

This paper shows TSEMAC and Niche networking stack on FPGA. Here a UDP/IP stack is implemented and verified in Altera Cyclone III. It uses 78% of total logic element of FPGA and can operate at maximum frequency of 125 MHz. Design uses NIOS II processor to control and configure other modules. As resource efficiency is one of the main goal, a selected embedded processor with function as a CPU within the stack. The design is tested and analyzed in signal tap analyzer and wireshark. We implement the UDP/IP functionality using Niche stack where IP provides basic datagram delivery services, on top of which UDP delivers a multiplexing features so that multiple application can concurrently use UDP/IP stack. We also compare our design with other work in terms of speed, maximum frame length and maximum Ethernet speed. The results shows that our design gives higher speed among other designs. Other two parameters gives intermediate solution.

ACKNOWLEDGMENTS

Authors are thankful to Shri Kaushik Parikh, Dy Director, SNAA/SAC/ISRO and Shri Virender Kumar, GH, SSTG/SNAA/SAC/ISRO for his continuous guidance, encouragement and support. The authors sincerely appreciate the critical evaluation and constructive suggestions provided by the reviewers.

REFERENCES

- [1]Marcus R Perrett and Izzat Darwazeh, "A Simple Ethernet Stack Implementation in VHDL to Enable FPGA Logic Reconfigurability", *International Conference on Reconfigurable Computing and FPGAs*, IEEE 2011.
- [2] Andreas Löfgren, Lucas Lodesten, Stefan Sjöholm, Hans Hansson, "An analysis of FPGA based UDP/IP stack parallelism for embedded Ethernet connectivity", In 23rd NORCHIP Conference, pp. 94-97, IEEE 2005.
- [3]Fernando Luis Herrmann, Guilherme Perin, Josue Paulo Jose de Freitas, Rafael Bertagnolli and Joao Baptista dos Santos Martins, "A Gigabit UDP/IP Network Stack in FPGA", 16th IEEE International Conference on Electronics Circuits and Systems (ICECS), pp. 836-839, IEEE 2009.
- [4]A. S. Tanenbaum, *Computer Networks*, 4th ed. Prentice Hall, August 2002.

- [5]K. S. Siyan and T. Parker, TCP/IP Unleashed, 3rd ed. Sams Publishing, August 2002.
- [6]L. Dost'alek and A. Kabelov'a, *Understanding Tcp/ip: A Clear And Comprehensive Guide*. Packt Publishing, April 2006.
- [7]P.-K. Lam and S. Liew, "UDP-liter: an improved UDP protocol for realtime multimedia applications over wireless links," in 1st International Symposium on Wireless Communication Systems, 2004., Sept. 2004, pp. 314–318.
- [8]San Jose, "Triple Speed Ethernet MagaCore Function User Guide", ALTERA, 101 Innovation Drive, Software Version 9.1, November 2009.
- [9]A. Dollas, I. Ermis, I. Koidis, I. Zisis, and C. Kachris, "An open TCP/IP core for reconfigurable logic," in 13th Annual IEEE Symposium on Field Programmable Custom Computing Machines, 2005. FCCM 2005., April 2005, pp. 297–298.
- [10] Nima Moghaddami Khalilzad, Sheida Pourshakour, "FPGA implementation of Real-time Ethernet communication using RMII Interface", 3rd International conference on Communication Software and Networks (ICCSN), IEEE 2011.

N. Alachiotis, S. Berger, and A. Stamatakis, "Efficient PC-FPGA Communication over Gigabit Ethernet," Computer and Information Technology (CIT), 2010 IEEE 10th International Conference on. IEEE, 2010.



Bhavika Vithalapara received the B.E. degree in electronics and communication from Gujarat Technological University, Gujarat, India, in 2013 and she is currently pursuing M.E. degree in electronics and communication from Gujarat Technological University, Gujarat, India. She is taking internship at SAC, ISRO Ahmedabad for dissertation work of M.E. Her main research interest breadeast services and Wireless Communication

includes Networking, broadcast services and Wireless Communication.



Abhimanyu Dhiman received the B.Tech. degree in Electronics and Communication from Deen Bandhu Choturam University of Science and Technology, Murthal, Haryana, India. Presently he is Scientist at Developmental Communication Technique Division, ISRO Ahmedabad. He is working on video streaming and broadcasting services for S-band satellite



Sudhir Agrawal received the B.E degree in electronics and communication and MBA from Gujarat University, Gujarat, India.

He has 20+ years of experience in satellite communication networking and protocols. Presently he is Head of Developmental Communication Technique Division at ISRO Ahmedabad. He is Dy. Project Director for Mobile Satellite Services (MSS)

HUB and responsible for development of Reporting, Multimedia, Voice and Broadcast services for multi-beam S-band satellite. He is guide to graduate and postgraduate students from universities and has number of papers to his credit in national and international journals.

Sudhir Agrawal is Life Fellow of IETE (Institution of Electronics and Telecommunication Engineers), Member of ISTE (Indian Society for Technical Education) and ASCI (Administrative Staff College of India).



Shailendrasinh Parmar received the B.E. degree in Electronics and Communication from Bhavnagar University, Gujarat, India, and M.E. from Rajiv Gandhi Technical University, Bhopal, M.P., India. He has 15+ years of experience in Academic field. Presently he is Head of Electronics and Communication department at Shantilal Shah

Engineering Collage, Bhavnagar. His field of specialization are Fiber optics communication, Digital Signal Processing, Microprocessor and Comunication Engineering.