

Synthesis of area Optimized 64 Bit Double Precision Floating Point Multiplier Using VHDL

Kanwaljeet Kaur, Parminder Singh Jassal

Abstract— Floating point arithmetic is widely used in many areas. IEEE Standard 754 floating point is the most common representation today for real numbers on computers. The way of floating point operations are executed depends on the data format of the operands. IEEE standards specify a set of floating point formats for single precision and double precision. This paper presents synthesis of double precision floating point multiplier using VHDL. In this paper breakdown technique is used for Synthesis of double precision floating point multiplier. Double precision floating point multiplier with minimum delay 9.251 ns and with an area of 599 no of slices LUTs. Double precision FPM targeted on a Xilinx Virtex-6 xc6vlx75t-3ff484 device. The double precision floating point multiplier was simulated in MODEL SIM simulator and synthesized using Xilinx ISE 13.2 tool.) floating point multiplication is widely used in large set of scientific and signal processing computation. Floating Point Multiplication is one of the common arithmetic operations in these computations. An area optimized floating point double precision multiplier is implemented on a Virtex-6 FPGA. The design achieved with an area of 599 no of slices LUTs as compared to[1].

Index Terms—LUTs, Virtex-6 FPGA, Xilinx ISE 13.2, FPM.

I. INTRODUCTION

Multipliers are key components of many high performance systems such as FIR filters, microprocessors, digital signal processors, etc. Multiplication based operations such as multiply and accumulate (MAC) and inner product are among some of the frequently used computation-intensive arithmetic functions currently implemented in many digital signal processing (DSP) applications such as convolution, fast fourier transform (FFT), filtering and in

microprocessors in its arithmetic and logic unit. Since multiplication dominates the execution time of most DSP algorithms, so there is a need of area optimized multiplier.[1] Floating point number system is a common choice for many scientific computations due to its wide dynamic range feature. For instance, floating point arithmetic is widely used in many areas, especially in scientific computation, numerical processing, image processing and signal processing. The term floating point is derived from the fact that there is no fixed number of digits before and after the decimal point, that is, the decimal point or binary point can float.[1] There are also representations in which the number of digits before and after the decimal or binary point is fixed; called fixed-point representations. The advantage of floating-point representation over fixed point representation

is that it can support a much wider range of values. The floating point numbers is based on scientific notation. A scientific notation is just another way to represent very large or very small numbers in a compact form such that they can be easily used for computations. Binary floating point numbers multiplication is one of the basic functions used in digital signal processing (DSP) application. The IEEE 754 standard provides the format for representation of Binary Floating point numbers in computers. The Binary Floating point numbers are represented in Single and Double formats. The Single precision format consists of 32 bits and the Double precision format consists of 64 bits. The formats are composed of 3 fields; Sign, Exponent and Mantissa.

Floating point number consists of three fields:

1. SIGN (S): It used to denote the sign of the number i.e. 0 represent positive number and 1 represent negative number.
2. SIGNIFICAND OR MANTISSA (M): Mantissa is part of a floating point number which represents the magnitude of the number.
3. EXPONENT (E): Exponent is part of the floating point number that represents the number of places that the decimal point (binary point) is to be moved. Number system is [2] completely specified by specifying a suitable base β , significand (mantissa) M, and exponent E. A floating point number F has the value

$$F = M\beta^E$$

β is the base of exponent and it is common to all floating point numbers in a system.

Sign Bit	8 Bit Biased Exponent	23Bit Significand/ Mantissa/ Fraction
----------	-----------------------	---------------------------------------

Table 1.1. IEEE Single Precision Data Format

II. CHOICE OF FLOATING POINT REPRESENTATION

The way floating point operations are executed depends on the specific format used for representing the operands. The choice of a floating point format for the hardware implementation of floating point units is governed by factors like the dynamic range requirements, maximum affordable computational errors, power consumption etc.[6] The exponent bit width decides the dynamic range of floating point numbers while the significand bit width decides the resolution. The dynamic range offered by floating point units is much higher than that offered by fixed point units of equivalent bit width. Larger dynamic range is of significant interest in many computing applications like in multiply - accumulate operation of DSPs. But larger range is not needed in all the applications.

(a) IEEE single precision data format

Kanwaljeet Kaur, Mtech Student, Department Of Electronics, Yadavindra College Of Engineering, Talwandi Sabo(Pb)- INDIA.

Parminder Singh Jassal, Assistant Professor, Department Of Electronics, Yadavindra College Of Engineering, Talwandi Sabo(Pb)- INDIA.

VIII. FUTURE SCOPE

- Speed can improved using advanced algorithm like BREAKDOWN TECHNIQUE, BOOTH, ARRAY, DADDA, Algorithm etc.
- ALU Can be designed for DSP Applications.

REFERENCE

- [1.] Addanki Puma Ramesh, A. V. N. Tilak, A.M.Prasad “ An FPGA Based High Speed IEEE-754 Double Precision Floating Point Multiplier using Verilog.” Emerging Trends in VLSI, Embedded System, Nano Electronics and Telecommunication System (ICEVENT), IEEE International Conference on Print ISBN: 978-1-4673-5300-7 January 2013.
- [2.] R Dhanabal, Ushasree G, Dr Sarat kumar sahuo “ VLSI Implementation of a High Speed Single Precision Floating Point Unit Using Verilog” Proceedings of 2013 IEEE Conference on Information and Communication Technologies (ICT 2013) ISSN 978-1-4673-5758 2013.
- [3.] R. Sai Siva Teja, A. Madhusudhan “ FPGA Implementation of Low-Area Floating Point Multiplier Using Vedic Mathematics” International Journal of Emerging Technology and Advance Engineering ISSN 2250-2459, ISO 9001:2008 Certified Journal, Volume 3, Issue 12, December 2013.
- [4.] Shaifali, Sakshi, “FPGA Design of Pipelined 32-bit Floating Point Multiplier” IJCEM International Journal of Computational Engineering & Management, Vol. 16 Issue 5, ISSN (Online): 2230-7893 September 2013.
- [5.] Anurag Sharma “BIST Architecture and Implementation of 64-Bit Double Precision Floating Point Multiplier Using VHDL” International Journal of Scientific Engineering and Technology ISSN : 2277-1581 Volume No.2, Issue No.8, pp : 776-779 1 Aug. 2013.
- [6.] Manish Kumar Jaiswal Ray C.C. Cheung, “Area-Efficient Architectures for Large Integer and Quadruple Precision Floating Point Multipliers” 2012 IEEE 20th International Symposium on Field-Programmable Custom Computing Machines. ISSN 978-0-7695-4699 2012.
- [7.] Addanki Purna Ramesh, Rajesh Pattimi, “High Speed Double Precision Floating Point Multiplier” International Journal of Advanced Research in Computer and Communication Engineering Vol. 1, Issue 9 ISSN (Print) : 2319-5940 ISSN (Online) : 2278-102 , November 2011.
- [8.] Geetanjali Wasson, “IEEE-754 compliant Algorithms for Fast Multiplication of Double Precision Floating Point Numbers” International Journal of Research in Computer Science Volume 1 Issue 1 pp. 1-7 ISSN 2249-8257 2011.
- [9.] Mohamed Al-Ashrafy, Ashraf Salem, Wagdy Anis, “An Efficient Implementation of Floating Point Multiplier” IEEE ISSN 978-1-4577-0069 2011